

ABSTRACT

An architecture and method for cyclical redundancy check (CRC) calculation and checking is disclosed. This architecture may include a CRC calculation function, a plurality of CRC nullification functions, and a multiplexer to select the output of one of the plurality of CRC nullification functions. The architecture may further comprise N-1 CRC nullification functions, where N is number bytes in the data bus.